

WHO'D HAVE THOUGHT THEY'D MEET IN THE MIDDLE?

“ARM Exploitation” and “Hardware Hacking”
convergence memoirs

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

NoSuchCon Paris 2013

<http://www.dontstuffbeansupyournose.com>
S.A. Ridley & S.C Lawler



First things first...



A bit about me...

- Run a blog with Stephen C. Lawler
- www.dontstuffbeansupyournose.com



Who Are We? (Ridley)

- **Currently:** Principal Accipiter Research
- **Previously:**
 - Chief Information Security Officer (at a bank), Senior Consultant Matasano
 - Senior Security Researcher McAfee (founded Security Architecture Group)
 - Kenshoto Founder, CSAW CTF Judge (Reverse Engineering)
 - Guest Lecturer/Instructor (New York University, Netherlands Forensics Institute, Department of Defense, Google, et al)
 - Author of several upcoming books (“Android Hackers Handbook” September 2013 Wiley & Sons)



Who Are We? (Lawler)



Who Are We? (Lawler)

- **Currently:** Independent Security Researcher, Software Developer (Bits And Data Associates)
- **Previously:** Principal at Mandiant, Principal at ManTech
- Not originally a security guy, used to program Sonar systems for the Navy
- Specializing in research, Kernel development, Kernel internals and Advanced Software Exploitation

Talk Outline

- How did we get started with this stuff?
- “Hardware Hacking for Software People” (ReCon Montreal 2011, SummerCon New York 2011)
- Developing the “Practical ARM Exploitation” training
- Building ARM exploitation development environments
- “Advanced ARM exploitation techniques”
 - ROP on ARM
 - Stack Flipping
- Our neat new research (hardware techniques, USB and bus fuzzing, our newest work: The “Osprey” hardware device)

Talk Outline

- Some of this talk given at Breakpoint 2012, and Infiltrate 2013
- “Hardware Hacking for Software People” (ReCon Montreal 2011, SummerCon New York 2011)
- Some completely new research we will not release publicly (some new stuff for NoSuchCon Paris 2013)






How it all started...




This stuff looks
cool...what the hell is
it?



Chips speak to each other with standard protocols!

- Simple standard serial protocols are often used!
- YOU MEAN TO TELL ME CHIPS USE SERIAL!? YES!!
- RS-232, i2c, spi, Microwire, etc
- Serial comms have low pin-counts (some as low as one wire)
- Found in: EEPROM, A2D/D2A convertors, LCDs, temperature sensors, which means **EVERYTHING!**
- Parallel: (hardly ever) requires 8 or more pins.



Where we found these
hardware interfaces.






What Uses it?

- **Analog to Digital Convertors. Found in:**
 - batteries, convertors, temperature monitors
- **Bus Controllers. Found in:**
 - telecom, automotive, Hi-Fi systems, in your PC, consumer electronics
- **Real Time Clock/Calendar. Found in:**
 - telecom, consumers electronics, clocks, automotive, Hi-Fi systems, PCs, terminals
- **LCD/LED Displays and Drivers. Found in:**
 - telecom, automotive, metering systems, Point of Sales, handhelds, consumer electronics
- **Dip Switch. Found in:**
 - telecom, automotive, servers, batteries, convertors, control systems



How I've found it useful:

- Routers
- BlackBox Hardware PenTests
- HDMI (HDCP protocol)
- VGA (DDC/CI protocol)
- EEPROM



Our Target:

A VERY common cablemodem in the
United State that uses a Broadcom
chipset





What to look at first?

Hey what are those
pins?

```

SARidleys-MacBook-Air:Desktop sa7$ ./thing.py
--Return--
> /Users/sa7/Desktop/thing.py(11)<module>()->None
-> import pdb; pdb.set_trace()
(Pdb) print thang
Value'246'0
MemSize:' '.....' '8M
Flash' 'detected' '@0xbe000000

```

Logs of it booting!!!

```
Signature:' 'a806
```

ECOS Real Time Operating System!

```

Broadcom' 'BootLoader' 'Version:' '2.1.6d' 'release' 'Gnu
Build' 'Date:' 'Apr' '29' '2004
Build' 'Time:' '17:54:32

```

```

Image' '1' 'Program' 'Header:
' 'Signature:' 'a806
' 'Control:' '0005
' 'Major' 'Rev:' '0400
' 'Minor' 'Rev:' '04ff
' 'Build' 'Time:' '2004/5/8' '04:33:27' 'Z
' 'File' 'Length:' '756291' 'bytes
Load' 'Address:' '80010000
' 'Filename:' 'ecram_sto.bin
' 'HCS:' '440a
' 'CRC:' '90cc24e0

```

```

Image' '2' 'Program' 'Header:
' 'Signature:' 'a806
' 'Control:' '0005


```



```

' 'eCos' '-' 'hal_diag_init
Init' 'device' /dev/ttydiag'
Init' 'tty' 'channel:' '802cddb8
Init' 'device' /dev/tty0'
Init' 'tty' 'channel:' '802cddb8
Init' 'device' /dev/haldiag'
HAL/diag' 'SERIAL' 'init
Init' 'device' /dev/ser0'
BCM' '33XX' 'SERIAL' 'init' '-' 'dev:' 'fffe0
Set' 'output' 'buffer' '-' 'buf:' '802ffb80'
Set' 'input' 'buffer' '-' 'buf:' '80300380' '
BCM' '33XX' 'SERIAL' 'config
'255'
Reading' 'Permanent' 'settings' 'from' 'non-v
Checksum' 'for' 'permanent' 'settings:' '0xb
Settings' 'were' 'read' 'and' 'verified.

```



After fuzzing, the bugs begin to
show!



r0/zero=00000000' 'r1/at' '=00000000' 'r2/v0' '=ffffffff' 'r3/v1' '=801f965c
r4/a0' '=00000010' 'r5/a1' '=00000000' 'r6/a2' '=801f9a9c' 'r7/a3' '=801f9c88
r8/t0' '=80549184' 'r9/t1' '=00000002' 'r10/t2' '=36313733' 'r11/t3' '=37303030
r12/t4' '=00281f40' 'r13/t5' '=ffffffff' 'r14/t6' '=ffffffff' 'r15/t7' '=801f965c
r16/s0' '=807ee210' 'r17/s1' '=00000000' 'r18/s2' '=80300000' 'r19/s3' '=80300000
r20/s4' '=80549184' 'r21/s5' '=80555b00' 'r22/s6' '=11110016' 'r23/s7' '=11110017
r24/t8' '=0028e550' 'r25/t9' '=ffffffff' 'r26/k0' '=805548a8' 'r27/k1' '=00000000
r28/gp' '=80554808' 'r29/sp' '=80554880' 'r30/fp' '=80555f80' 'r31/ra' '=80022674

PC' ':' '0x80022674' 'error' 'addr:' '0x80022650
cause:' '0x807ee210' 'status:' '0x1000fc00

BCM' 'interrupt' 'enable:' 'ffffffff7' 'status:' '00000100


entry' '800225f0' 'called' 'from' '801fd150
entry' '801fd054' 'called' 'from' '801faca4
entry' '801fac9c' 'called' 'from' '80138098
entry' '80138064' 'called' 'from' '80135964
entry' '801358f8' 'called' 'from' '80137cb8
entry' '80137c54' 'called' 'from' '801fbaa8
entry' '801fba98' 'called' 'from' '801fbb7c
entry' '801fbb58' 'called' 'from' '801fbcd8
entry' '801fbcd8' 'called' 'from' '80205ae4
entry' '80205ad4' 'called' 'from' '8001037c
entry' '80010358' 'Return' 'address' '(00000000)

Task:' 'tHttpd

ID:' '0x0026
Handle:' '0x807ee210
Set' 'Priority:' '29
Current' 'Priority:' '29


**Crashes!!!
in the HTTP
server (thttpd)**

**Bug in built-in HTTP server.
Stack Overflow.. MIPS
exploitation**




Now that we have
crashes? What next?





Time to get good at
Reverse Engineering
ARM and Exploitation.





My machines are x86,
where do we start with
ARM?



untitled folder

The First Lab: QEMU

```
QEMU
[ 4.004627] Console: switching to colour frame bu
[ 4.004676] regulator_init_complete: VDAC: incomp
[ 4.065795] twl_rtc twl_rtc: setting system clock
[ 4.088562] Freeing init memory: 320K
[ 4.107360] usb 2-1: New USB device found, idVend
[ 4.107971] usb 2-1: New USB device strings: Mfr=
[ 4.108673] usb 2-1: Product: QEMU USB Keyboard
[ 4.109252] usb 2-1: Manufacturer: QEMU 0.15.50
[ 4.109649] usb 2-1: SerialNumber: 42
[ 4.180389] input: QEMU 0.15.50 QEMU USB Keyboard
2
[ 4.197326] generic-usb 0003:0627:0001.0001: input
.0-1/input0
Loading, please wait...
[ 5.316955] udev[669]: starting version 167
Begin: Loading essential drivers ... done.
Begin: Running /scripts/init-premount ... done.
Begin: Mounting root file system ... Begin: Running
Begin: Running /scripts/local-premount ... done.
[ 12.225250] EXT4-fs (mmcblk0p2): mounted filesystem
Begin: Running /scripts/local-bottom ... done.
done.
Begin: Running /scripts/init-bottom ... done.
Last login: Mon Oct 24 18:35:30 UTC 2011 on tty02
Welcome to Linaro 11.09 (development branch) (GNU/Li
```

```
root@user-Studio-XPS-435T-9000: ~/overo-my-nano
[ 4.024627] Console: switching to colour frame buffer device 128x48
[ 4.061676] regulator_init_complete: VDAC: incomplete constraints, leaving on
[ 4.065795] twl_rtc twl_rtc: setting system clock to 2011-10-24 18:34:51 UTC
(1319481291)
[ 4.088562] Freeing init memory: 320K
[ 4.107360] usb 2-1: New USB device found, idVendor=0627, idProduct=0001
[ 4.107971] usb 2-1: New USB device strings: Mfr=1, Product=4, SerialNumber=5
[ 4.108673] usb 2-1: Product: QEMU USB Keyboard
[ 4.109252] usb 2-1: Manufacturer: QEMU 0.15.50
[ 4.109649] usb 2-1: SerialNumber: 42
[ 4.180389] input: QEMU 0.15.50 QEMU USB Keyboard as /devices/platform/usbhs-
omap.0/ohci-omap3.0/usb2/2-1/2-1:1.0/input/input2
[ 4.197326] generic-usb 0003:0627:0001.0001: input: USB HID v1.11 Keyboard [Q
EMU 0.15.50 QEMU USB Keyboard] on usb-ohci-omap3.0-1/input0
[ 5.316955] udev[669]: starting version 167
[ 12.225250] EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. 0
pts: (null)
fsck from util-linux-ng 2.17.2
rootfs: clean, 17473/259072 files, 203698/1035264 blocks

Last login: Sun Oct 23 02:42:45 UTC 2011 from user-studio-xps-435t-9000.home on
```

```
* Documentation: https://wiki.linaro.org/
root@linaro-nano:~# ifconfig
eth0      Link encap:Ethernet  HWaddr 52:54:00:12:34
          inet addr:192.168.1.6  Bcast:192.168.1.255
          inet6 addr: fe80::5054:ff:fe12:3456/64 Sc
          UP BROADCAST RUNNING MULTICAST  MTU:1500
          RX packets:21 errors:0 dropped:0 overruns:
          TX packets:17 errors:0 dropped:0 overruns:
          collisions:0 txqueuelen:1000
          RX bytes:2399 (2.3 KB)  TX bytes:1823 (1.8
          Interrupt:80

lo        Link encap:Local Loopback
          inet addr:127.0.0.1  Mask:255.0.0.0
          inet6 addr: ::1/128 Scope:Host
          UP LOOPBACK RUNNING  MTU:16436  Metric:1
          RX packets:0 errors:0 dropped:0 overruns:0
          TX packets:0 errors:0 dropped:0 overruns:0
          collisions:0 txqueuelen:0
          RX bytes:0 (0.0 B)  TX bytes:0 (0.0 B)
```

Using QEMU we got familiar with ARM:


- Got comfortable with GDB
- We got familiar with ARM architecture and idiosyncracies
- We developed our techniques and tools for writing Assembly Code and Shellcode on ARM
- We got familiar with how Interactive Disassembler (IDA) examined ARM binaries



We wrote vulnerable apps and developed our exploitation techniques

- Basic Stack Overflows
- Stack Overflows with Return-To-LibC
- Stack Overflows with “No Execute Stack” (XN)
- Advanced Stack Overflows with XN
- Heap Overflows
- Heap Overflows with “No eXecute (XN)” protection





But we wanted
more...we wanted real
hardware ARM!



Finding a hardware ARM Platform

- Almost every cellphone is ARM!
- Android phones are little ARM linux computers
- None of these systems are “Developer Friendly”
 - We can not easily run our many tools on them:
 - languages like Lua and Python
 - shells
 - GNU Utilities, compilers, etc.




Finding a “developer friendly” hardware ARM Platform

- There are many “open” ARM platforms:
 - Raspberry Pi
 - BeagleBoard
 - ARMini
 - CuBox, etc
- We tried many many systems, and ran into many many problems with building custom Linux distributions with adequate hardware support.



Finding a “developer friendly” hardware ARM Platform

- After a lot of trouble, we decided on GumStix platform, it met our needs the best (although slightly expensive :-)



The screenshot shows the Gumstix website homepage. The browser address bar displays www.gumstix.com. The Gumstix logo is prominently displayed with the tagline "dream, design, deliver™". Navigation links include Home, Products, Pricing, Support, Software, and Community. A search bar and a "Developer Center" link are also present. Social media icons for Facebook, Twitter, YouTube, and Google+ are visible. The main content area features a large banner for "HamiltonJet Offers Superior Propulsion Technology" with an image of a speedboat and a control panel. To the left of the banner, a sidebar lists industries (Communications, Education, Energy) and instrumentation (Remote Data Collection, Robotics, Transportation). At the bottom, there are links to "Tiny, Linux Overo® computer-on-module" and "Add industry leading options like LCD, HDMI,".

gumstix® | dream, design, deliver™

Cart Contents Checkout My Account

f t y g+ f Like

Home Products Pricing Support Software Community Search Developer Center »

computing by gumstix designing with gumstix news press releases about

HamiltonJet Offers Superior Propulsion Technology

Industries:
Communications
Education
Energy
Instrumentation
Remote Data Collection
Robotics
Transportation

Dream, Design, Deliver: Gumstix Overo COM for development, proof of concept and production of waterjet electronic control product

Learn More »

Tiny, Linux Overo® computer-on-module

Add industry leading options like LCD, HDMI,

Moving from emulation to “bare metal hardware” development

- Ported the exploits, shellcode, and payloads to our new hardware platform.
- Updated the Linux distribution image MANY times for “remote” access




"Tobi" Breakout Board

Gumstix "Water" COM

The hardware

iPod Nano



The “Lackcluster Hack Cluster”



Moving from emulation to “bare metal hardware” development

- We collected all of our exploitation tests and exploits into a single image we could use for reference.



```
7:rim_arm sa7$ ssh root@10.0.0.106
root@10.0.0.106's password:
Welcome to Linaro 11.09 (development branch) (GNU/Linux 3.0.0-1004-linaro-omap armv7l)

* Documentation: https://wiki.linaro.org/
Last login: Sat Sep 10 02:02:09 2011
root@linaro-nano:~# cat /proc/cpuinfo
Processor       : ARMv7 Processor rev 3 (v7l)
processor       : 0
BogoMIPS        : 493.67

Features        : swp half thumb fastmult vfp edsp thumbee neon vfpv3 tls
CPU implementer : 0x41
CPU architecture: 7
CPU variant     : 0x1
CPU part        : 0xc08
CPU revision    : 3

Hardware        : Gumstix Overo
Revision        : 0000
Serial         : 0000000000000000
root@linaro-nano:~# uname -a
Linux linaro-nano 3.0.0-1004-linaro-omap #5~ppa~natty-Ubuntu SMP PREEMPT Mon Aug 22 08:44:20 UTC 2011 armv7l armv7l
1 armv7l GNU/Linux
root@linaro-nano:~# ls
labs
root@linaro-nano:~# ls -alt labs/
total 76
drwxr-xr-x 2 root root 4096 2012-02-27 21:02 basics_5
drwxr-xr-x 2 root root 4096 2012-02-27 21:02 basics_4
drwxr-xr-x 2 root root 4096 2012-02-27 21:02 basics_3
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 advanced_stack_xn
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 custom_rop_fullrootshell
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 multi_heap_lab
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 multi_heap_lab_xn
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 multi_heap_lab_xn_aslr
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 restore_harness
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 simple_heap_unlink
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 simple_heap_wmw
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 simple_stack
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 simple_stack_xn
drwxr-xr-x 19 root root 4096 2012-02-27 20:58 .
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 basics_1
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 basics_1b
drwxr-xr-x 2 root root 4096 2012-02-27 20:58 basics_2
drwxr-xr-x 8 root root 4096 2012-02-27 20:58 bindshell
drwx----- 4 root root 4096 2012-02-27 18:45 ..
```

The Lab Exercises

Word got out...

- Contacted by:
 - Companies that needed training on ARM exploitation
 - Companies that needed ARM reverse engineering and software exploitation work
 - many others with products (vested interest) in understanding ARM exploitation



So we did a few contracts:

- Penetration testing of many “black box devices”:
 - Smart Power Meters, “Set top boxes”, new experimental devices, new “secret” mobile devices from cellphone manufacturers
- We privately have developed techniques for exploiting software running on ARM
- Wrote exploits for all the above (Android, Windows 7 Mobile, Linux, etc)
- Developed course material to get this information out.



Developing the Course:

- Prepared our techniques so that we could publicly release them:
 - Finding new ROP gadgets on our custom ARM Linux distribution and Android.
 - Developing “user friendly” software exploitation examples.
 - Developing “Rop Library” (with examples) which includes 35+ gadgets to build payloads with.
- “Filled in the Blanks” with additional information on IDA, GDB, linking and loading, shellcoding.



What's in our course:

- 3 to 5 Days
- 650 - 900 Slides in (15 lectures)
- 20 “Hands On” exploitation exercises on the ARM hardware
- 100 Page Lab Manual with Lab Exercise questions and detailed notes
- ARM Microprocessor Architecture Notes
- Many tools developed by us (C and Python libraries/programs) to assist with reversing and exploitation.



What our course teaches for Linux and Android

- How to reverse engineer ARM binaries with IDA (IDA bugs)
- Debugging ARM binaries with GDB
- Exploiting Stack Overflows
- Defeating Stack Overflows with “No Execute Stack” (XN)
- Exploiting Advanced Stack Overflows with XN
- Exploiting Heap Overflows
- Heap Overflows with “No eXecute (XN)” protection
- Defeating ASLR



The Course Listing

- How to reverse engineer ARM binaries with IDA (IDA bugs)
- Debugging ARM binaries with GDB
- Exploiting Stack Overflows
- Defeating Stack Overflows with “No Execute Stack” (XN)
- Exploiting Advanced Stack Overflows with XN
- Exploiting Heap Overflows
- Heap Overflows with “No eXecute (XN)” protection
- Defeating ASLR




How the course has been going:

- We are AMAZED. A course like this has never been offered
- It sold out at Blackhat in the first two weeks.
- It SOLD OUT at CanSecWest 2012.
- It SOLD OUT at Blackhat Las Vegas 2012.
- MANY requests for private engagements of the course.



CanSecWest



A photograph of a complex electronic setup on a wooden surface. The setup consists of several green USB hubs arranged in a grid-like pattern. Numerous white, black, and colored cables are connected to the hubs, creating a dense network of connections. Some cables are bundled together with red ties. The hubs have small blue LEDs that are illuminated. The text "BlackHat 2012" is overlaid in a large, white, serif font across the center of the image.

BlackHat 2012

Don't Stuff Beans Up Your Nose

Nerdy things...

ARM Exploitation Tokyo: Hacking in the Land of the Rising Sun

Posted on February 3, 2013 by *s7ephen*

1



In mid 2012 we received an email from several folks in Japan asking us if we intended to bring our "ARM

Pages

[About](#)
[Books & Publications](#)
[GitHub](#)
[Talks & Trainings](#)

Top Posts & Pages

 [Upcoming for 2013](#)
 [Hardware Hacking for Software People](#)
 [About](#)
 [GitHub](#)
 [Books & Publications](#)

Don't Stuff Beans Up Your Nose

Nerdy things...

ARM Exploitation: Switzerland

Posted on March 21, 2013 by *slawlerguy*

1



Pages

[About](#)
[Books & Publications](#)
[GitHub](#)
[Talks & Trainings](#)

Top Posts & Pages



Upcoming for 2013




Hardware Hacking for Software People



About



GitHub



What does all this
research and the
popularity of our course
teach us?





We are in the “Post PC”
threat environment.



The world is changing..."The Post-PC Exploitation Environment":

- Why would hackers bother with your PC when there is a GPS tracking device connected to a microphone always in your pocket?
- We trust our phones and mobile devices more than our computers and attackers know this.
- ARM Exploitation is fun and much easier than people think.
- Bugs are being found in everything from SMS messages in your iPhone to the DVR you watch Netflix on. All of these devices use ARM processors





Some Interesting Bits from the Course:





Some Interesting Bits from the Course:

ROP on ARM

(defeating XN, code-signing, et al.)



• XN Why bother with ROP?

- “Execute-Never”
- Allows virtual addresses to be marked with or without execute permission
- If the CPU ever attempts to fetch an instruction from a virtual address without execute permission, it raises an exception (typically, delivers SIGSEGV to the offending process)
- Therefore, an exploit must direct PC towards valid executable addresses
 - Virtual address is marked executable by the operating system
 - Address must contain valid ARM/THUMB machine code

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Why bother with ROP?

- Code-Signing
 - Some platforms verify that executable memory segments contain a valid digital signature
 - Measure is primarily a method of protecting revenue stream for application stores
 - Therefore an exploit must redirect PC to valid executable addresses
 - It is not possible to have a “ret2libc” attack that calls “mprotect()” or equivalent to re-protect virtual addresses with executable page permissions

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: General Technique

- General technique
 - Find a number of “gadgets”
 - A few instructions, ending in an indirect branch (pop {pc}, blx r3, etc)
 - Typically, obtains values and branch targets from memory relative to SP
 - Place these gadgets, one after the other, onto the call stack
 - Such as via stack overflow vulnerability
 - The “gadget chain” will constitute a computer program (a “return-oriented” program)
 - Profit!
 - Allocate writeable, executable memory and copy shellcode into it
 - Re-protect existing virtual address space as executable and jump into it
 - Create a socket, connect out, and establish a reverse shell
 - Read contents of contacts list and send it to a remote server via HTTP
 - Really, you can create just about any computer program by using lots of gadgets on the stack

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Ret2libc, Bouncepoints, and ROP

- One of our gadgets from early in the class:
 - libc + 0x000918DC: POP {R0,R1,R2,R3,R12,LR};
BX R12
 - Loads R0-R3 with values from the stack
 - Branches to a function
 - Initializes LR to return somewhere
- On ARM, it's really impossible to do any ret2libc without the use of a “bouncepoint” aka “gadget”

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Example mprotect() call

- Goal: Use mprotect() to re-protect the stack as executable, and jump into it

SP Offset	Value	Description
00000000	400b08dc	POP {R0,R1,R2,R3,R12,LR}; BX R12
00000008	bdffd000	R0: Page-aligned stack address
0000000c	00002000	R1: Length to mprotect
00000010	00000007	R2: PROT_READ PROT_WRITE PROT_EXEC
00000014	deadbeef	R3: Unused value for R3
00000018	400abf90	R12: Address of mprotect()
0000001c	bdffd100	LR: Address of the stack

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Example mmap() + memcpy() call

- Goal: Use mmap() to allocate writeable, executable memory. Copy shellcode to this buffer. Jump to the buffer.
- Step 1: call mmap, with that gadget that is useful for making function calls
- Step 2: call memcpy. It's destination address should be the buffer we just mmap'd, it's source address should be the contents from R6 (we know, via gdb, that R6 happens to point to our shellcode buffer at time of exploit).
- Step 3: jump into the buffer

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Example mmap() + memcpy() call

- Goal: Use mmap() to allocate writeable, executable memory. Copy shellcode to this buffer. Jump to the buffer.
- Step 1: call mmap, with that gadget that is useful for making function calls
 - WAIT! mmap takes 6 arguments, not just 4
 - mmap(addr, len, prot, flags, fildes, off)
 - We can't just use R0-R3 for its arguments!
- Step 2: call memcpy.
- Step 3: jump into the buffer

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Example mmap() + memcpy() call

- Goal: Use mmap() to allocate writeable, executable memory. Copy shellcode to this buffer. Jump to the buffer.
- Step 1: call mmap, with that gadget that is useful for making function calls
- Step 2: call memcpy. It's destination address should be the buffer we just mmap'd, it's source address should be the contents from R6 (we know, via gdb, that R6 happens to point to our shellcode buffer at time of exploit).
 - **WAIT! How do we “pass” R6 as the “source” address for memcpy (the 2nd argument)? (How do we move R6 into R1? How can we do so while ensuring R0 contains the address returned by mmap?)**
- Step 3: jump into the buffer

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Moving R6 to R1, without changing R0

- After searching and searching, we find the following gadgets...

Location	Disassembly
libc + 0x000a82d2	LDMIA.W R3, {R0, R1, R2, R3} STMIA.W R4, {R0, R1, R2, R3} B.N 0xA82A4 0xA82A4: MOV R0, R5 POP {R4, R5} BX LR
libc + 0x000a82d4	STMIA.W R4, {R0, R1, R2, R3} B.N 0xA82A4 0xA82A4: MOV R0, R5 POP {R4, R5} BX LR



ROP: Moving R6 to R1, without changing R0

- After searching and searching, we find the following gadgets...

Location	Gadget
<code>libc + 0x0001bd4c</code>	<code>MOV R0, R6</code> <code>POP {R4, R5, R6, PC}</code>
<code>libc + 0x00035d1e</code>	<code>LDR LR, [SP], #4</code> <code>ADD SP, #12</code> <code>BX LR</code>
<code>libc + 0x0004c9cc</code>	<code>POP {R4, PC}</code>
<code>libc + 0x000b31c8</code>	<code>POP {R3, PC}</code>
<code>libc + 0x0001f39c</code>	<code>POP {PC}</code>
<code>libc + 0x000a6a40</code>	<code>MOV R3, R0; BX LR</code>

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP: Moving R6 to R1, without changing R0

- Step 1: Load a good return address into LR
- Step 2: Load a fixed memory address ALPHA+8 into R4
- Step 3: Load a good return address (POP {PC}) into LR
- Step 4: Save R0 (mmap'd address) o the address at R4
- Step 5: Load a fixed memory address ALPHA into R3
- Step 6: Load a fixed memory address ALPHA into R4
- Step 7: Load/save R2 from the address at R3/R4 (effectively moving the old mmap'd address into R2)
- Step 8: Move R6 into R0
- Step 9: Load a fixed memory address ALPHA+4 into R4
- Step 10: Save R0 into the address at R4
- Step 11: Load a fixed memory address ALPHA into R3
- Step 12: Load a fixed memory address ALPHA into R4
- Step 13: Load/save R1 and R3 from the address at R3/R4
- Step 14: Move R3 into R0


<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”





...later that day...after
much toil...



(Some time later)

```
400b08dd - pop {r0-r3,r12,lr}; ...
00000000
00001000
00000007
00000022
400abec0 - mmap()
400af78b - add sp, #12; pop {pc}
ffffffff
00000000
00000000
40054d1f - ldr lr, [sp], #4; ...
4003e39d - pop {pc}
41414141
41414141
41414141
400c72d5 - stmia r4, ...
40100528
deadbeef
400d21c9 - pop {r3, pc}
40100528
400c72d3 - ldmia r3, ...
deadbeef
deadbeef
400c5a41 - mov r0, r3; pop {pc}
4005e033 - pop {r2, pc}
00000100
40075750 - memcpy()
400874bd - bx r0
```

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Uhhhh.....this is hard.

- This is getting a little complicated
- Manually stitching together “gadgets” onto the stack is error-prone and confusing
- Is there a better way?

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



exploit_help.py

- Python classes to make it easier to construct return-oriented programs
- 35+ ARM Linux Gadgets
 - Loading General Purpose Registers
 - Calling from registers
 - All the gadgets you need to call virtually any function with any number of arguments.
 - Students use this to build write the payloads that defeat ASLR, NX, for a full connect-back rootshell (on the last day)

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



exploit_help.py: Example

- **NEXT_GADGET**

```
gc = GadgetChain([  
    LOAD_AND_BRANCH_TO_LR(junk = 'A'*12),  
    RET(),  
    LOAD_R4(r4 = 0x40020800),  
    SAVE_SCRATCH_REGS(r4 = 0xdeadbeef, r5 = 0xdeadbeef),  
    NEXT_GADGET(),  
    WORD(0x40020800)  
])  
exploit = exploit + gc.pack()
```

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP on ARM Magic:

“Misaligned Instructions”

- Why don't we have “POP {R0, PC}”?
- Because NOWHERE in the entire libc binary does this instruction sequence exist. So we had to settle for “POP {R0, R2, PC}”
- But, take a look at the address of our POP {R0, R2, PC} gadget in IDA Pro...

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ARM has many instruction modes

- Recent ARM processors (e.g., ARMv7) support a number of instruction modes.
- Like most RISC architectures, ARM instructions are fixed width and must be properly aligned.
- Mode determined by the high bit of the instruction being executed. (TFlags \$cpsr.t)
- This means “on the fly” mode switching! Hmm!

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”

ARM Mode

- 32-bit instruction fixed-width and alignment
- Generally the most “featureful” of instruction modes
- Transitioned into by executing the following instructions that load the PC with the instruction set selection bit (the low order bit) cleared: BX, BLX, LDR, or LDM. As of ARMv7 this also includes: ADC, ADD, AND, ASR, BIC, EOR, LSL, LSR, MOV, MVN, ORR, ROR, RRX, RSB, RSC, SBC, or SUB.

THUMB Mode

- 16-bit instruction fixed-width and alignment
- Slightly less functionality than ARM mode instructions (e.g., many 16-bit instructions can only access R0-R7)
- THUMB-2, introduced in 2003, allows for 32-bit instructions aligned on 16-bits and greater functionality when in THUMB mode
- Transitioned into by executing the following instructions that load the PC with the instruction set selection bit (the low order bit) set: BX, BLX, LDR, or LDM (aka POP). As of ARMv7 this also includes: ADC, ADD, AND, ASR, BIC, EOR, LSL, LSR, MOV, MVN, ORR, ROR, RRX, RSB, RSC, SBC, or SUB.

ThumbEE Mode

- Similar to THUMB mode, but contains various extensions to support run-time generated code (JIT code)
- Transitioned into or out of via the ENTERX and LEAVEX instructions

Jazelle Mode

- Allows for native execution of Java bytecode
- Transitioned into via the BXJ instruction

ROP on ARM Magic: “Misaligned Instructions”

```
.text:00038502
.text:00038502
.text:00038502 230 1E 70
.text:00038504 230 4F F0 00 0A
.text:00038508 230 D7 F8 80 90
.text:0003850C 230 FD F7 05 BD
.text:00038510
.text:00038510
.text:00038510
.text:00038510 230 4F EA 49 03
| .text:00038514 230 B3 F5 80 7F
.text:00038518 230 38 BF
.text:0003851A 230 4F F4 80 73
-----

loc_38502                                     ; CODE XREF: _IO_vfscanf+41B6↓j
STRB                                         R6, [R3] ; Store to Memory
MOV.W                                       R10, #0 ; Rd = Op2
LDR.W                                       R9, [R7,#var_s80] ; Load from Memory
B.W                                         loc_35F1A ; Branch
; -----

loc_38510                                     ; CODE XREF: _IO_vfscanf+1A0C↑j
MOV.W                                       R3, R9,LSL#1 ; Rd = Op2
CMP.W                                       R3, #0x100 ; Set cond. codes on Op1 - Op2
IT CC                                       ; If Then
MOVCC.W                                    R3, #0x100 ; Rd = Op2
-----
```

- I don't see a POP {R0, R2, PC} there at all
- But wait a minute...

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP on ARM Magic: “Misaligned Instructions”

```
.text:00038502          loc_38502          ; CODE XREF: _IO_vfscanf+41B6↓j
.text:00038502  230 1E 70          STRB          R6, [R3] ; Store to Memory
.text:00038504  230 4F F0 00 0A    MOV.W        R10, #0 ; Rd = Op2
.text:00038508  230 D7 F8 80 90    LDR.W        R9, [R7,#var_s80] ; Load from Memory
.text:0003850C  230 FD          ; -----
.text:0003850D  230 F7          DCB 0xFD ; 2
.text:0003850E  230 05          DCB 0xF7 ; 1
.text:0003850F  230 BD          DCB 0x05 ; 5
.text:00038510          ; -----
.text:00038510          loc_38510          ; CODE XREF: _IO_vfscanf+1A0C↑j
.text:00038510  230 4F EA 49 03    MOV.W        R3, R9,LSL#1 ; Rd = Op2
.text:00038514  230 B3 F5 80 7F    CMP.W        R3, #0x100 ; Set cond. codes on Op1 - Op2
.text:00038518  230 38 BF          IT CC        ; If Then
.text:0003851A  230 4F F4 80 73    MOVCC.W      R3, #0x100 ; Rd = Op2
```

- If we undefine the instruction at 3850C we see the bytes FD F7 05 BD
- What’s “05 BD” in THUMB?

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



ROP on ARM Magic: “Misaligned Instructions”

```
.text:00038502
.text:00038502
.text:00038502 230 1E 70
.text:00038504 230 4F F0 00 0A
.text:00038508 230 D7 F8 80 90
.text:00038508
.text:0003850C 230 FD
.text:0003850D 230 F7
.text:0003850E
.text:0003850E 230 05 BD
.text:00038510
.text:00038510
.text:00038510
.text:00038510 230 4F EA 49 03
.text:00038514 230 B3 F5 80 7F
```

```
loc_38502                                     ; CODE XREF: _IO_vfscanf+41B6↓j
STRB                                         R6, [R3] ; Store to Memory
MOV.W                                       R10, #0 ; Rd = Op2
LDR.W                                       R9, [R7,#var_s80] ; Load from Memory
; -----
DCB 0xFD ; 2
DCB 0xF7 ; 1
; -----
POP                                         {R0,R2,PC} ; Pop registers
; -----
loc_38510                                     ; CODE XREF: _IO_vfscanf+1A0C↑j
MOV.W                                       R3, R9,LSL#1 ; Rd = Op2
CMP.W                                       R3, #0x100 ; Set cond. codes on Op1 - Op2
```

- Wow, it's POP {R0, R2, PC}!
- This is common in ROP, taking advantage of addressing offsets to create “unintended” opcode sequences

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #1

- Goal: Read or write from scratch space
- Problem: We don't know what address to use for reads/writes of memory.
- Solution: Just use a bukakheap'd address, or use the .data/.bss section of libc.
 - Specifically, the .bss section of libc ends at offset 0xe1528 from the start of the binary
 - But pages must be allocated as multiples of the PAGE_SIZE (4096)
 - Meaning 0xe1528 – 0xe2000 is perfect “scratch space”
as it is unused by libc

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley
Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #2

- Goal: Move the value in R2 into R1 (or R3 into R2 or R1 into R3, etc.)
- Problem: There are no gadgets to move values in volatile registers to each other.

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #2

Gadget Chain	Stack Layout
LOAD_R4: POP {R4, PC}	
	Scratch Address -> R4
	SAVE_SCRATCH_REGS_BOUNCE -> PC
SAVE_SCRATCH_REGS: STMIA R4...	
	Scratch Address - 4 -> R4
	deadbeef -> R5
	LOAD_R3 -> PC
LOAD_R3: POP {R3, PC}	
	Scratch Address - 4 -> R3
	RESTORE_SCRATCH_REGS -> PC
RESTORE_SCRATCH_REGS: LDMIA R3...	
	deadbeef -> R4
	deadbeef -> R5
	Address of next gadget

- Solution:
 - Use staggered scratch address to write (for example) R2
 - And then read from that address minus 4, thereby transferring the value to R1

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #3

- Goal: We want to write an ASCII string (or other data structure that is not merely 4 32-bit words) to somewhere in memory
- Problem: The gadget to write to memory (SAVE_SCRATCH_REGS) only works with 32-bit register values

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #3

- Goal: We want to write an ASCII string (or other data structure that is not merely 4 32-bit words) to somewhere in memory
- Problem: The gadget to write to memory (SAVE_SCRATCH_REGS) only works with 32-bit register values
- Solution: Just use SAVE_SCRATCH_REGS in exploit_help.py

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”



Some ROP Tricks we teach: #3

H	E	L	L	O		W	O	R	L	D	!	\n			
48	45	4C	4C	4F	20	57	4F	52	4C	44	21	0A	00	00	00
4C4C4548				4F57204F				21444C52				0000000A			
R0				R1				R2				R3			

- Just visualize the data structure or string as individual byte values
- Convert those byte values to 32-bit numbers (remember, because of little-endian encoding you have to do byteswapping when representing them as numbers)
- Put the first 4 bytes into R0, as a little-endian number
- The second 4 bytes into R1, as a little-endian number
- Etc.

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”





Some More Interesting Bits from our Course:



ROP and Stack Overflows


- ROP – Return Oriented Programming
 - Sequence of gadgets placed on the stack
 - Takes advantage of existing opcode sequences to bypass XN or similar technology to prevent execution of stack/heap data
 - Obviously applicable in stack overflows
 - Overflow call stack with data
 - Overwrite “Saved LR” with address of your first gadget
 - Call stack contains a chain of gadgets that can be returned to, one after the other, because it was placed there by the overflow

ROP and Heap Overflows

- ROP – Return Oriented Programming
 - Obviously applicable in heap overflows?
 - Use WWW, WMW, vtable overwrite, etc. to execute your first gadget
 - Call stack contains ... a chain of gadgets?
 - No, it won't obviously, we are exploiting a heap overflow
 - Our chain of gadgets or ROP is on the heap somewhere
 - We have no control of the call stack at all!!

ROP and Heap Overflows

- ROP – Return Oriented Programming
 - Obviously applicable in heap overflows?
 - Use WWW, WMW, vtable overwrite, etc. to execute your first gadget
 - Call stack contains ... a chain of gadgets?
 - No, it won't obviously, we are exploiting a heap overflow
 - Our chain of gadgets or ROP is on the heap somewhere
 - We have no control of the call stack at all



What if there's nothing on the stack?



THE ANSWER: PIEVUTS!


What if there's nothing on the stack?

- If there is data we control on the stack we can execute ROP with a heap overflow
- What if there really is nothing on the stack?
 - Maybe we could copy data from the stack to the heap
 - For example, our bouncepoint is a gadget that copies data from R2 onto SP and then returns
 - Doable, but consider your experience with gadgets. To do something as simple as this usually requires several gadgets on the stack, and we only control one function pointer
 - Maybe we could move the address of the heap into SP and return. That is, we have to “flip” the heap into becoming the call stack
 - Back when ROP was not a publicized technique, this was called “writing an exploit”
 - Now we have a special name for it and it is called “pievutting”

ROP and Heap Overflows (when nothing's on the stack)

vuln calls oobj->virtual_function

Call Stack



Heap



<http://www.dontstuffbeansupyournos>

Stephen A. Ridley

Stephen C. Lawler


“Practical ARM Exploitation”

ROP and Heap Overflows (when nothing's on the stack)

`vuln` calls some magical bouncepoint... and then we PWN?

Call Stack

Heap



<http://www.dontstuffbeansupyournos>

Stephen A. Ridley

Stephen C. Lawler

“Practical ARM Exploitation”

Not so fast...

- AWESOME! So we can easily PWN heap overflows now!
- But...
 - You are probably never going to find MOV SP, R0 in compiled code
 - Think about it, how often does a compiler move a register into SP?
 - Adding and subtracting to SP occurs all the time...
 - ... only time you'd move a value into SP is to restore SP from a stack frame register
 - gcc (at least) almost always uses R7 for the frame register
 - Unlikely that a volatile register like R0 would ever be used for this purpose
 - What about “mis-aligned” instruction sequences?
 - Could definitely get us the MOV SP, R0
 - But, not in the libc.so binary on your QEMU VM's...

Flipping R7?

- R7 as frame register?
 - libc + 0x0004C652
 - MOV SP, R7; POP {R4, R5, R6, R7, R8, R9, R10, PC}
 - Restores SP from the “frame register” in R7
 - But what if the function we’ve exploited doesn’t have a frame register?
 - If it happened to store “our data” in R7, we could use this as our “pievut”

Flipping R7?

- Flipping R7 into SP
 - Nice, if R7 happens to point to some data we control
 - But think about it. There are FIFTEEN registers on ARM. What is the likelihood R7 points to our data?
 - We'd rather be able to use R0 as our pivot because R0 will always point to data we control (at least for vtable overwrites)

Flipping R0?

- So we scan through libc looking for “pievuts” and we eventually luck into...
–libc + 0004f94c

.text:0004F944	020 E0 1B	SUBS	R0, R4, R7 ; Rd = Op1 - Op2
.text:0004F946	020 01 23	MOVS	R3, #1 ; Rd = Op2
.text:0004F948	020 41 46	MOV	R1, R8 ; Rd = Op2
.text:0004F94A	020 32 46	MOV	R2, R6 ; Rd = Op2
.text:0004F94C	020 40 F0 30 E9	BLX	mremap ; Branch with Link and Exchange (immediat
.text:0004F950	020 00 24	MOVS	R4, #0 ; Rd = Op2
.text:0004F952	020 B0 F1 FF 3F	CMP.W	R0, #0xFFFFFFFF ; Set cond. codes on Op1 - Op2
.text:0004F956	020 05 46	MOV	R5, R0 ; Rd = Op2
.text:0004F958	020 CF D0	BEQ	loc_4F8FA ; Branch
.text:0004F95A	020 C4 19	ADDS	R4, R0, R7 ; Rd = Op1 + Op2

- Wait what???

Flipping R0?

- Let's see what happens if the processor executed that instruction in ARM mode instead of THUMB...

```
.text:0004F944
.text:0004F944          loc_4F944          ; CODE XREF: sub_4F8C0+38↑j
.text:0004F944  020 E0 1B      SUBS      R0, R4, R7 ; Rd = Op1 - Op2
.text:0004F946  020 01 23      MOVS      R3, #1 ; Rd = Op2
.text:0004F948  020 41 46      MOV       R1, R8 ; Rd = Op2
.text:0004F94A  020 32 46      MOV       R2, R6 ; Rd = Op2
.text:0004F94C
.text:0004F94C  020 40 F0 30 E9  LDMDB      R0!, {R6,R12-PC} ; Load Block from Memory
.text:0004F950
.text:0004F950          CODE16
.text:0004F950  020 00 24      MOVS      R4, #0 ; Rd = Op2
.text:0004F952  020 B0 F1 FF 3F  CMP.W     R0, #0xFFFFFFFF ; Set cond. codes on Op1 - Op2
.text:0004F956  020 05 46      MOV       R5, R0 ; Rd = Op2
.text:0004F958  020 CF D0      BEQ       loc_4F8FA ; Branch
.text:0004F95A  020 C4 19      ADDS      R4, R0, R7 ; Rd = Op1 + Op2
```

Flipping R0?

- Let's spell LDMDB R0!, {R6,R12-PC} out
- It means:
 - LDMDB R0!, {R6,R12,R13,R14,PC}
 - LDMDB R0!, {R6,R12,SP,LR,PC}
- Thank goodness for ARM/THUMB mode switching!

Flipping R0?

- What does LDMDB R0!, {R6,R12-PC} do?
 - LDMDB – Load Multiple Decrement Before
 - R0 will be subtracted by 0x14 first and then registers are loaded
 - R6 loaded from original R0-0x14
 - R12 loaded from original R0-0x10
 - SP loaded from original R0-0x0C
 - LR loaded from original R0-0x08
 - PC loaded from original R0-0x04

Flipping R0?

But what do we put in to SP?
What address to use?

Flipping R0?

But what do we put in to SP?
What address to use?

USE BUKAKHEAP!!!

ARM Exploitation meets Hardware Exploitation


New Sh*t

(*DJ Clue voice*)





XIPITER




Interfacing with the Hardware: Debuggers and the JTAG myth





JTAG on the baseband


JLink





Hardware Challenges

Interfacing with custom hardware



 www.st.com/web/catalog/mmc/FM141/SC1169/SS1575/LN9/PF245079

[Home](#)[Products](#)[Applications](#)[Support](#)[Sample & Buy](#)[About](#)[Contact](#)[My ST Logi](#)


[Home](#) > [Embedded Processing](#) > [Microcontrollers](#) > [STM32 General Purpose 32-bit MCUs](#) > [STM32F2 Series](#) > [STM32F207/217](#) > [STM32F207](#)

[Quick View](#)[Design Resources](#)[Sample & Buy](#)[All](#)

STM32F207VG

High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator, Ethernet

 **Active**



What is that!?

Connectors

**Sockets /
Edgecards**

**Cable
Assemblies**

Antennas

**Fiber Optic
Products**

**Printed Circuit
Products**


**Industrial
Products**

**Lighting
Products**

Home: PCB Receptacles > [Datasheet](#)

Part Number: 52991-0308

0.50mm Pitch SlimStack™ Receptacle, Surface Mount, Dual Row, Vertical, 3.00 and 4.00mm Stacking Heights, Lower Circuit Size Version, White, 30 Circuits



Series image - Reference only

Status: Active
Series: [52991](#)
Category: PCB Receptacles
Overview: [SlimStack™ 0.50mm Pitch](#)

Go to [Part Detail](#) ▼

[REQUEST SAMPLES](#)

[CHECK DISTRIBUTOR INVENTORY](#)

[Add to My Parts](#)

[Email this page](#)

Mates With Part(s):

Board-to-Board SlimStack™ Plug [53748](#), [53916](#), [501920](#)

Specifications & Other Documents:

[Datasheet](#)
[Product Specifications](#)
[Packaging Specification SPK-52991-001.pdf](#)

Sales Drawings, 3D Models, and Brochures

[Drawing \(PDF\)](#)

[3D Model](#)

Application Tooling

[FAQ](#)

Tooling specifications and manuals are found by selecting the products below.

Crimp Height Specifications are then contained in the Application Tooling Specification document.

Previously Available Application



one company > a world of innovation

English 日本語 한국어 简体中文 Deutsch

Search:

Go

[Register // Login](#)

My Parts (0 items)

[Contact Molex](#)

[Connectors](#)

[Sockets /
Edgecards](#)

[Cable
Assemblies](#)

[Antennas](#)

[Fiber Optic
Products](#)

[Printed Circuit
Products](#)


[Industrial
Products](#)

[Lighting
Products](#)

Home: [PCB Receptacles](#) > [Datasheet](#)

Part Number: 54167-0308

0.50mm Pitch SlimStack™ Receptacle, Surface Mount, Dual Row, Vertical, 3.00 and 4.00mm Stacking Heights, Lower Circuit Size Version, Black, 30 Circuits



Series Image - Reference only

Status: Active
Series: [54167](#)
Category: PCB Receptacles
Overview: [SlimStack™ 0.50mm Pitch](#)

Go to [Part Detail](#) ▼

[REQUEST SAMPLES](#)

[CHECK DISTRIBUTOR INVENTORY](#)

[Add to My Parts](#)

[Email this page](#)

Mates With Part(s):

[53916](#), [53748](#)

Specifications & Other Documents:

[Datasheet](#)
[Product Specifications](#)

Sales Drawings, 3D Models, and Brochures

[Drawing \(PDF\)](#)

[3D Model](#)


Application Tooling


[FAQ](#)


Tooling specifications and manuals are found by selecting the products below.


Crimp Height Specifications are then contained in the Application Tooling Specification document.


[Previously Available Application](#)












A close-up photograph of a green SchmartBOARD EZ printed circuit board (PCB). The board is populated with numerous silver-colored through-hole pads and is connected to a network of red wires. The text 'SchmartBOARD EZ' is printed in white on the board, along with 'Protected By U.S. Patents 7,203,074; 7,511,228' and a circular logo containing the letters 'pb'. Other visible text includes 'MODEL # 202-0007-01', 'Rev. 1.0', and 'COPYRIGHT © 2003 - 2010'. The background is blurred, showing more of the wiring and components.

Custom Interface Complete

Time to connect debugger



A close-up photograph of a breadboard circuit. A microcontroller chip is mounted on the breadboard, with numerous orange jumper wires connected to its pins. Some wires have black heat-shrink tubing at the breadboard end. To the left, a white IC socket is also populated with orange wires. In the foreground, a red push-button is visible, along with some other components like a green potentiometer and various colored wires (yellow, blue, green) that are slightly out of focus. The text "Time to connect debugger" is overlaid in white serif font, with the word "debugger" partially obscured by the red button.

Time to connect
debugger

4

be000|
7833b|
4800e|
7010b|
00000|
4b10b|
4900e|
6813b|

bins7520
bins9xxx

JLinkRDICongig.
JLinkRemoteServ
JLinkRemoteServ
JLinkSTM32.exe
JLinkSTB91x.exe

CPU Unspecified, Halted

3.22 V

Little endian

☒ Generate log
☐ Cache reads
☒ Verify download
☒ Init regs on start

Log output:

Clear log

```
Reading 253 bytes @ address 0x00002500
Read 3 bytes @ address 0x000025FD (Data = 0x990322)
Reading 253 bytes @ address 0x2000FF00
Read 3 bytes @ address 0x2000FFFD (Data = 0x0000BE)
Reading 253 bytes @ address 0xFFEFFF00
WARNING: Failed to read memory @ address 0xFFEFFF00
Reading 253 bytes @ address 0x00000000
Read 3 bytes @ address 0x000000FD (Data = 0x0000BE)
Reading 253 bytes @ address 0x00000100
Read 3 bytes @ address 0x000001FD (Data = 0xF2C203)
Reading 253 bytes @ address 0x00002600
Read 3 bytes @ address 0x000026FD (Data = 0x255ABF)
```

J-Link ARM V4.58a

```
= 21000000, APSR = 20000000, EPSR = 01000000, IPSR = 00000000
= 00000000, CONTROL = 00, FAULIMASK = 00, BASEPRI = 00, PRIMASK = 00
eCnt = 70093AAA
```

nk>go

nk>r

t delay; A M...

```
t type NORMAL: Resets core & peripherals via SYSRESETREQ & VECTRESET
: Found Cortex-M3 r1p1, Little endian.
: TPIU fitted.
```

n... ..

nk>reg

Unknown command. '?' for help.

J-Link>rega

Unknown command. '?' for help.

J-Link>regs

```
R0 = 40008000, R1 = 2000FF94, R2 = 4000800C, R3 = 00000000
R4 = 20007250, R5 = 00000000, R6 = 0000001F, R7 = 00000000
R8 = 22114A8C, R9 = 00000000, R10 = 0000034F, R11 = 20007134
R12 = 00000004, R13 = 2000FFC0, MSP = 2000FFC0, PSP = 51908220
R14(LR) = 0000A19B, R15(PC) = 000025FA
```

```
XPSR = 61000000, APSR = 60000000, EPSR = 01000000, IPSR = 00000000
```


```
CFBP = 00000000, CONTROL = 00, FAULIMASK = 00, BASEPRI = 00, PRIMASK = 00
```

```
CycleCnt = 694E5C17
```

J-Link>




Attacking the Hardware: Stealing the Firmware




Sometimes you get
schematics...and
firmware source...




Most times you **DON'T**...





























Device

ST STM32F207VG@LQFP100 Flash:100000H*8+OTP:200H*8 100Pins

Buffer

Checksum: 0FF00000H File =

Operation Option

Edit Auto


Dev. Config

Dev. Info

Data Compare

- ✕ Auto
- ✕ Program
- ✕ Read
- ✕ Verify
- ✕ Blank_Check
- ✕ Erase
- ✕ Option_Byte
- ✕ OTP_Program
- ✕ OTP_Read
- ✕ OTP_Verify
- ✕ OTP_BlankCheck
- ✕ OTP_Lock

```
----- SUPERPRO programmer starts -----  
Current time is 3/14/2013,15:19:30.  
Preparing...  
ATHEL AT89C2051  
Unmatched adapter!  
Algo: AT89CX51  
Checksum: 0007F800H  
Ready.  
Success:0,Failure:0,Total:0.  
Count down : disabled.  
Preparing...  
ST STM32F207VG@LQFP100  
Algo: STM3220X
```



Success: 0
Failure: 0
Total: 0

Reset

Count down: Disabled
Count Total: 0
Remains: 0

Reset Count Down



Device

ST STM32F207VG@LQFP100 Flash:100000H*8+OTP:200H*8 100Pins

Buffer

Checksum: 0D653C9BH File =

Operation Option Edit Auto Dev. Config Dev. Info Data Compare

- Auto
- Program
- Read
- Verify
- Blank_Check
- Erase
- Option_Byte
- OTP_Program
- OTP_Read
- OTP_Verify
- OTP_BlankCheck
- OTP_Lock

----- SUPERPRO
Current time is 3/14/2013,15:19
Preparing...
ATHEL AT89C2051
Unmatched adapter!
Algo: AT89CX51
Checksum: 0007F800H
Ready.
Success:0,Failure:0,Total:0.
Count down : disabled.
Preparing...
ST STM32F207VG@LQFP100
Algo: STM3220X
Ready.
Reading ...
Read OK!
0:00'12"65 elapsed.

Edit Buffer

ADDRESS	HEX	ASCII
00000000	E8 34 00 20 7D F1 01 08-81 F6 01 08 E9 8B 00 08	.4. }.
00000010	89 F6 01 08 8D F6 01 08-91 F6 01 08 00 00 00 00
00000020	00 00 00 00 00 00 00 00-00 00 00 95 F6 01 08
00000030	99 F6 01 08 00 00 00 00-9D F6 01 08 CF AB 00 08
00000040	A5 F6 01 08 A9 F6 01 08-AD F6 01 08 B1 F6 01 08
00000050	B5 F6 01 08 B9 F6 01 08-45 AA 00 08 51 AA 00 08
00000060	5D AA 00 08 69 AA 00 08-75 AA 00 08 D1 F6 01 08]..
00000070	D5 F6 01 08 D9 F6 01 08-DD F6 01 08 E1 F6 01 08
00000080	E5 F6 01 08 E9 F6 01 08-ED F6 01 08 F1 F6 01 08
00000090	F5 F6 01 08 F9 F6 01 08-FD F6 01 08 81 AA 00 08
000000A0	05 F7 01 08 09 F7 01 08-0D F7 01 08 11 F7 01 08
000000B0	15 F7 01 08 19 F7 01 08-1D F7 01 08 E9 78 01 08
000000C0	F3 78 01 08 FD 78 01 08-07 79 01 08 6B BD 00 08	.x .x .y .k..
000000D0	75 BD 00 08 C1 FB 00 08-CD FB 00 08 D9 FB 00 08	u..
000000E0	B1 AA 00 08 49 F7 01 08-4D F7 01 08 51 F7 01 08	...I. .M. .Q. .
000000F0	55 F7 01 08 59 F7 01 08-5D F7 01 08 61 F7 01 08	U. .Y. .j. .a. .

Address: 00000000H

Checksum: 0D653C9BH

Buffer range: 00000000H - 000FFFFFFH

☒ Buffer clear at IC Change☒ Buffer clear on data load☐ Buffer save when exit

Locate

Copy

Fill

Search

Search Next

Radix

Swap

< > Flash / OTP /

Duplicate

OK

Success:

0

Failure:

0

Total:

0

Reset

Count down:

Disabled

Count Total:

0

Remains:

0

Reset Count Down

Pulling the Firmware

- Depending on the MCU you are pulling you will get:
 - EEPROM image
 - Cramfs Filesystem
 - Ext Filesystem
 - Etc.
 - “Bare Metal” Executable Image




Parsing executable images


- Some useful firmware analysis tools:
 - Binwalk (<https://code.google.com/p/binwalk/>)
- In my experience there will be some element of manual analysis
 - searching for known bytes
 - finding entry
 - general fighting with IDA






Building Custom Hardware Interfaces: (debuggers)








PODSOCKET OUT	PODSOCKET
30	1
29	2
28	3
27	4
26	5
25	6
24	7
23	8
22	9
21	10
20	11
19	12
18	13
17	14
16	15
15	16
14	17
13	18







Copyright 2007-2011
Kineteka Systems, LLC
www.kineteka.com


PodGizmo™


Made in USA













30PIN STANDARD


STOCK 1 PA 30PIN → USB CABLE




PROSODNET 1.1

CONTINUING TESTING


USB	PROSODNET
1	8
2	8 6
3	4
4	15






A stylized, light blue and grey logo in the background, resembling a large, curved 'P' or a stylized letter 'R' with a small, three-pronged shape at the bottom.


Building Custom Hardware Interfaces: Power





Pin	Signal	Color	Description
1	VCC	Red	+5V
2	D-	White	Data -
3	D+	Green	Data +
4	GND	Black	Ground

Pin	Name	Color	Description
1	VCC	Red	+5 V
2	D-	White	Data -
3	D+	Green	Data +
4	ID	none	permits distinction of Micro-A- and Micro-B-Plug Type A: connected to Ground Type B: not connected
5	GND	Black	Signal Ground




BK Precision 0-60Amp
Lab Power Supply

Xeltek





Beagle 5000 USB
protocol analyzer




BK Precision 0-60Amp Lab Power Supply

Multiple variable terminals











Spying On Communications

More on this in our “Hardware Hacking
for Software People” talk.



Stumbl x SmartRF Protocol Packet S x Customer Relationship M x Boot Sequence - Texas Ins x SEGGER Microcontroller - x linux kernel serial 0x6d - G

<https://www.google.com/search?q=linux+kernel+serial+0x6c&sugexp=chrome,mod=10&sourceid=chrome&ie=UTF-8#hl=en&safe=off&tbo=d&sclient=ps>





BK Precision 0-60Amp
Lab Power Supply


Xeltek



Beagle 5000 USB
protocol analyzer







Sp	Index	m:s.ms.us	Len	Err	Dev	Ep	Record	Summary
	0	0:00.000.000					● Capture started (Aggrega...	
	1	0:00.000.000					■ <Host disconnected>	
	2	0:00.000.476					● <Manual Trigger>	
	3	0:06.349.444					■ <Host connected>	
FS ⚡	4	0:06.362.417					■ <Full-speed>	
FS ⚡	5	0:06.362.826	12.8...				■ <Reset> / <Chirp J> / <T...	
	6	0:06.362.839	164 ...	T			■ <Reset> / <Target disco...	
LS ⚡	7	0:06.553.535					■ <Low-speed>	
LS ⚡	8	0:06.555.623	395 us	U			■ <Reset> / <Keep-alive> / ...	
LS ⚡	9	0:06.556.019	26.6...				■ <Reset> / <Target disco...	
LS ⚡	10	0:06.582.630					■ <Low-speed>	
LS ⚡	11	0:06.584.633	11.8 us	U			■ <Reset> / <Keep-alive> / ...	
LS ⚡	12	0:06.584.645	48.8...				■ <Reset> / <Target disco...	
FS ⚡	13	0:06.633.529					■ <Full-speed>	
FS ⚡	14	0:06.636.529	143 ...				■ <Suspend>	
FS ⚡	15	0:06.780.207	5.50...				■ <Reset> / <Chirp J> / <T...	
FS ⚡	16	0:06.780.213	1.99...				🦉 <Chirp K>	
FS ⚡	17	0:06.782.212	17.5...				■ <Reset> / <Chirp J> / <T...	
FS ⚡	18	0:06.782.230	8.09...				▶ 🦉 [81 Chirp K-J pairs]	
FS ⚡	182	0:06.790.329	225 us				■ <Reset>	
HS ⚡	183	0:06.790.554					■ <High-speed>	
HS ⚡	184	0:06.790.554	114 ...				📦 [916 SOF]	[Frames: 211.x - 326.0]
HS ⚡	185	0:06.904.985	8 B	I	05	00	▶ 📦 SETUP txn	A3 00 00 00 02 00 04 00
HS ⚡	188	0:06.905.052	125 us				📦 [2 SOF]	[Frames: 326.1 - 326.2]
HS ⚡	189	0:06.905.243	0 B	I	05	00	▶ 📦 OUT txn	
HS ⚡	192	0:06.905.302	250 us				📦 [3 SOF]	[Frames: 326.3 - 326.5]
HS ⚡	193	0:06.905.634	8 B	I	05	00	▶ 📦 SETUP txn	23 01 14 00 02 00 00 00
HS ⚡	196	0:06.905.677	375 us				📦 [4 SOF]	[Frames: 326.6 - 327.1]
HS ⚡	197	0:06.906.101	8 B	I	05	00	▶ 📦 SETUP txn	A3 00 00 00 02 00 04 00
HS ⚡	200	0:06.906.177	125 us				📦 [2 SOF]	[Frames: 327.2 - 327.3]
HS ⚡	201	0:06.906.335	0 B	I	05	00	▶ 📦 OUT txn	
HS ⚡	204	0:06.906.427	11.4 ...				📦 [93 SOF]	[Frames: 327.4 - 339.0]
HS ⚡	205	0:06.917.774	18 B		00	00	▶ 📦 Get Device Descriptor	Index=0 Length=18
HS ⚡	219	0:06.918.052	375 us				📦 [4 SOF]	[Frames: 339.1 - 339.4]

Text LiveSearch

No filter: 16950 records.

Protocol Lens: USB

Command Line	# x	Details
24> save	^	Offset 0 1 2 3 4 5 6 7 ASCII
Cannot execute action while a capture is running.		0x0000
25> stop		
Capture stopped.		
26> save		



Attacking the Software

Attacking the Software





















REpurposing old tools: PFI Port Forwarding Interceptor

Interceptor


The screenshot displays a Windows desktop environment with three main windows open:

- Matasano PFI (Port Forwarding Interceptor):** This window shows a hex dump of intercepted data. The data is organized into columns, with the first column containing hex values and the second column containing their ASCII representations. The data appears to be a sequence of bytes, some of which are printable characters like 'I', '+', and '|'. The window also has checkboxes for 'Intercept on Local Side?' and 'Intercept on Remote Side?', and buttons for 'Clear scrollback buffer' and 'Save scrollback buffer to file'.
- SEGGER J-Link GDB Server V4.58a:** This window shows the status of the J-Link connection. It indicates that the GDB is connected to 127.0.0.1, the J-Link is connected, and the CPU is unspecified and halted. It also shows the initial and current JTAG speeds (1000 kHz) and the voltage (3.22 V). The log output shows a series of read operations and a warning about failed memory reads.
- Terminal:** The terminal window shows the command prompt for a user named 'stephen' on a system with a Cygwin environment. The user has navigated to the directory `/cygdrive/c/Program Files (x86)/SEGGER/JLinkARM_V458a/Samples/GDB` and has executed the `gdbconnect50.jlink` command. The terminal also shows the output of the `gdbinit` command, which displays the status of the J-Link connection and the registers of the target device.

The taskbar at the bottom of the screen shows various application icons, including the Start menu, taskbar, and system tray.

06	05	▶  IN txn [720 POLL]	00 00 00 06 00 00 00 49 00 00
		 [1 SOF]	[Frame: 1965.0]
06	05	▶  IN txn [5 POLL]	00 00 00 06 00 00 01 89 00 00
		 [446 SOF]	[Frames: 1965.1 - 2020.6]
06	05	 [14563 IN-NAK]	
06	05	▶  [1 ORPHANED]	
06	03	 [36 IN-NAK]	
		 [3 SOF]	[Frames: 1635.1 - 1635.3]
		▶  OUT txn	55 53 42 43 7C 66 05 00
		▶  [63 ORPHANED]	[Periodic Timeout]
		▶  [63 ORPHANED]	[Periodic Timeout]
		▶  [63 ORPHANED]	[Periodic Timeout]
		 [2162 SOF]	[Frames: 1635.4 - 1905.5]
		 [1660 SOF]	[Frames: 386.6 - 594.1]
		▶  Control Transfer	03
		 [311 SOF]	[Frames: 594.2 - 633.0]
		▶  OUT txn	55 53 42 43 79 66 05 00 00 00
		 [3 SOF]	[Frames: 633.1 - 633.3]
		▶  OUT txn	55 53 42 43 7A 66 05 00 12 00
		 [163 IN-NAK]	[Periodic Timeout]

Apple USB



- As a software iOS developer, you can't just write code that talks to custom hardware using the 30-pin Doc

MFi Program

Join the MFi licensing program and get the hardware components, tools, documentation, technical support, and certification logos needed to create AirPlay audio accessories and electronic accessories that connect to iPod, iPhone, and iPad.



Vendors with custom hardware have to go through MFI



Hardware Components and Documentation

Get the hardware connectors and components that are required to manufacture iPod, iPhone, iPad, and AirPlay audio accessories. And access the iPod Accessory protocol specification, the communication protocol used to interact with iPod, iPhone, and iPad.



MFi Logos

Promote your electronic accessory with MFi logos. Made for iPod, Made for iPhone, Made for iPad, and AirPlay logos communicate to customers that an electronic accessory has been designed to connect specifically to iPod, iPhone, or iPad, and has been certified by the developer to meet Apple performance

Join the MFi Program

Hardware Connectors and Components	✓
Testing Tools	✓
Technical Information	✓
Technical Support	✓
Product Certification	✓
MFi and AirPlay Logos	✓
iPod, iPhone, and iPad Compatibility Icons	✓

Remember that STM MCU?



www.st.com/web/catalog/mmc/FM141/SC1169/SS1575/LN9/PF245079



life.augmented

Home

Products

Applications

Support

Sample & Buy

About

Contact

My ST Log

[Home](#) > [Embedded Processing](#) > [Microcontrollers](#) > [STM32 General Purpose 32-bit MCUs](#) > [STM32F2 Series](#) > [STM32F207/217](#) > [STM32F207](#)

Quick View

Design Resources

Sample & Buy

All

STM32F207VG

High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator, Ethernet

● Active

Many MCU OEMs will provide developer libs

- STM provides iAP libraries for STM developers
- regular “C” libraries for communicating with iAP-enabled devices.
- a packet parsing/building library
- Disambiguation:
 - iAP = iPod/iPhone Accessory Protocol (iAP)
 - *not* in-application-programming

Scribd.

Search the world's digital library.



Browse ▾

Download

+ Add Note

Link

Embed

Save for later



1

of 27

Readcast

Like

Now you can comment on specific sections as well.



STM32 – iPod/iPhone Accessories Library

General Presentation

15th November Draft 0.2



STM32 iPod i
Accessories Li
Presentation v

Download

+ Add To C

2.5K
READS0
READCASTS

Published by

Friend G

+ Follow

Search This Document

TIP Press ⌘F to search anywhere

USB Host/Device in MCUs

- iAP is just the device protocol not FULL USB implementation
- Most companies will NOT write their own USB stack.
- instead they will license a USB stack from companies
- Companies like: HCC Embedded
 - The HCC stack is used (via API) to embed in software running on MCUs



USB Host/Device in MCUs

[Login](#) [Registration](#)

PRODUCTS

TARGETS

SERVICES

QUALITY

DOWNLOADS

NEWS

SALES

ABOUT

Links

[Embedded USB](#)

[USB Device Class Driver Support](#)

[USB Host Class Drivers Support](#)

[Advanced Network Integration](#)

[Target Support](#)

Docs

News

Videos

[HOME](#) ▶ [PRODUCTS](#) ▶ [USB](#) ▶ [EMBEDDED USB](#)

EMBEDDED USB

Embedded USB stacks from HCC are mature, widely used stacks that can support almost any desired USB configuration. The USB suite includes solutions not only for common functions like HID, Hub and Mass Storage but also for more sophisticated requirements including Isochronous, Composite Devices, and interfaces to File Systems and Ethernet. This means developers can exploit USB to its full capability with ease without having to worry about developing highly specialized drivers. Software is generally provided as a source code project for most popular RTOS, MCU's and compilers. This means that embedded developers no longer need feel constrained by limited support available on their chosen target. HCC provide software for all interface speeds, all transfer types, USB 1.1/2.0, Host, Device and OTG modes. Having one of the broadest selections of class drivers available in the embedded market ensures that, irrespective of your future needs, HCC can provide long-term support.

USB Features

USB Host:

HCC's USB Host stack is a scalable suite that enables an embedded host to control a variety of USB devices including pen-drives, printers, audio devices, joysticks, virtual serial ports and network interfaces. The embedded USB host stack supports EHCI, OHCI and non-standard USB controllers.

USB Device:

HCC's USB device stack allows developers to integrate USB device functionality into their embedded devices. It is available with a comprehensive suite of class drivers that gives the device many functional possibilities, including operating as a pen-drive, virtual serial port, joystick, audio system or a network card.

USB OTG:

USB Host/Device in MCUs

- iAP stack will then sit on top of a embedded USB implementation
- In a “bare metal” executable image this means a large source base that you can just audit
- As API/includes in a monolithic executable, parser bugs in the USB implementation mean code execution on the ARM core....
- Now we've come full circle on ARM Exploitation

A faint, stylized illustration of an osprey's head in profile, facing right, with a light blue arc above it and a grey talon below it.


Project “Osprey”:
I made a thing you might
like

Travis Goodspeed's FaceDancer

Awesome tool...

requires assembly









Project “Osprey”:
ASSEMBLY IS A BARRIER
TO ENTRY for many of us,
SO NO ASSEMBLY PLZ!


Project “Osprey”

- Goal: Build a hardware, firmware, and PC/Mobile based software platform to enable the creation of consumer product
- Features:
 - Built in RF capability (Zigbee, Mesh Networking, etc)
 - Onboard EEPROM and MicroSD Card (for storage)
 - Programmable, low-cost, and low-power
 - Serial interface to PCs and Mobiles (via onboard controller)
 - Expandable (via mezzanine riser connections to our daughter boards (SPI, I2C, UART, GPIO, etc.)









Project “Osprey”

- First Incarnation: A **Consumer** hardware physical security device interfacing with your cellphone
- Also: Hardware encryption device for mesh networked communications and an encryption/storage “backpack” for your mobile device
- For researchers:
 - A fully assembled attack platform for RF devices: NFC, SimplicTI, Zigbee/802.15.4, etc.
 - A fully assembled attack platform for USB devices (as **DEVICE** and host.)


Project “Osprey”: Features for Researchers

- No Assembly
- Buy the one you want with the firmware you need for your project.
- It just works out of box
- You can program it if you want to...

Project “Osprey”

- Hardware will be “closed” but...
- can be re-purposed as a hardware platform for “low-level” security research (subsidized by it’s use as consumer prod)
- FEATURES FOR RESEARCHERS:
 - Access to Tag Connect Programming Interface
 - Various “versions” via firmware builds
 - USB device-host interface (for fuzzing)
 - “Bus Pirate” replacement (UART, i2C, SPI, maybe JTAG)
 - A fully assembled attack platform for RF devices: NFC, SimpliciTI, Zigbee, etc.


Project "Osprey": Features For Researchers



Tag-Connect low
profile programming
interface

Onboard MicroSD


Project “Osprey”: Features For Researchers




Project "Osprey": Features For Researchers

Power switchable
between battery
pack (2 Triple A's)
and BusPowered
USB

As evidenced by big ugly switching
convertor ;-)




Project "Osprey": Features For Researchers



Two Onboard Antennas
ceramic on-board
and SMA for screw-on

Project "Osprey": Features For Researchers



PC interface via UART-
over-USB (FT232RQ)

Project “Osprey”

- How soon until you can get one?
- Several milestones first:
 - Focusing on release to consumer (and one private industry application for a customer)
 - Currently in Hardware Rev-A but Osprey Rev-B expected in the next two months (hardware fixups and additions, example: MAX3453E)
 - First production run of Rev-B (of more than 100 units) in July.
 - Already plans for a Rev-C which may or may not include an ARM core (via PD-07 mezzanine)

Conclusions & Take-Aways

- The world is changing, we are entering (if not already in) a “post-pc” exploitation environment.
- ARM shellcoding and exploitation is fun! Easier than people think
- ROP on ARM actually yields many useful and interesting gadgets because of the mixed instruction modes
- NX as well as all of the modern protections on both Linux and Android can be bypassed with nuances of the ARM Microprocessor.
- “Hardware Hacking” is real and not as hard as we think...
- Custom hardware devices like “Osprey” will make this more accessible...



“Advanced Software Exploitation on ARM”

<http://www.dontstuffbeansupyournose.com>

Stephen A. Ridley: @s7ephen
ridley@dontstuffbeansupyournose.com

THANKS FOR LISTENING!!!!!!